ABE-IPSABE HOLDINGABE BOOKS
English Polski
On-line access

Bookstore

0.00 PLN
Bookshelf (0) 
Your bookshelf is empty
Verification and Validation in Systems Engineering: Assessing UML/SysML Design Models

Verification and Validation in Systems Engineering: Assessing UML/SysML Design Models

Authors
Publisher Springer, Berlin
Year
Pages 248
Version hardback
Language English
ISBN 9783642152276
Categories Software Engineering
Delivery to United States

check shipping prices
Ask about the product
Email
question
  Send
Add to bookshelf

Book description

At the dawn of the 21st century and the information age, communication and c- puting power are becoming ever increasingly available, virtually pervading almost every aspect of modern socio-economical interactions. Consequently, the potential for realizing a signi?cantly greater number of technology-mediated activities has emerged. Indeed, many of our modern activity ?elds are heavily dependant upon various underlying systems and software-intensive platforms. Such technologies are commonly used in everyday activities such as commuting, traf?c control and m- agement, mobile computing, navigation, mobile communication. Thus, the correct function of the forenamed computing systems becomes a major concern. This is all the more important since, in spite of the numerous updates, patches and ?rmware revisions being constantly issued, newly discovered logical bugs in a wide range of modern software platforms (e. g. , operating systems) and software-intensive systems (e. g. , embedded systems) are just as frequently being reported. In addition, many of today's products and services are presently being deployed in a highly competitive environment wherein a product or service is succeeding in most of the cases thanks to its quality to price ratio for a given set of features. Accordingly, a number of critical aspects have to be considered, such as the ab- ity to pack as many features as needed in a given product or service while c- currently maintaining high quality, reasonable price, and short time -to- market.

Verification and Validation in Systems Engineering: Assessing UML/SysML Design Models

Table of contents

Architecture Frameworks, Model-Driven Architecture, and Simulation.- Unified Modeling Language.- Systems Modeling Language.- Verification, Validation, and Accreditation.- Automatic Approach for Synergistic Verification and Validation.- Software Engineering Metrics in the Context of Systems Engineering.- Verification and Validation of UML Behavioral Diagrams.- Probabilistic Model Checking of SysML Activity Diagrams.- Performance Analysis of Time-Constrained SysML Activity Diagrams.- Semantic Foundations of SysML Activity Diagrams.- Soundness of the Translation Algorithm.- Conclusion.

We also recommend books

Strony www Białystok Warszawa
801 777 223