Strategies to Reduce Power during VLSI Circuit Testing: Reduction of Dynamic and Leakage Power during Testing of Digital VLSI CircuitsPublisher: LAP Lambert Academic Publishing ISBN: 9783659255205 Publication form: paperback
|
Ask about the product
|