ABE-IPSABE HOLDINGABE BOOKS
English Polski
On-line access

Bookstore

0.00 PLN
Bookshelf (0) 
Your bookshelf is empty
Wafer-Level Testing and Test During Burn-In for Integrated Circuits

Wafer-Level Testing and Test During Burn-In for Integrated Circuits

Authors
Publisher Artech House, Inc.
Year 20/02/2010
Edition First
Version eBook: Fixed Page eTextbook (PDF)
Language English
ISBN 9781596939905
Categories Electronics & communications engineering
lifetime license
Product available online
Delivery: access code sent by e-mail
E-Mail
order with obligation to pay
Add to bookshelf

Book description

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.

Wafer-Level Testing and Test During Burn-In for Integrated Circuits

We also recommend books

Strony www Białystok Warszawa
801 777 223